





PCM61P

Serial Input 18-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER


FEATURES

- 18-BIT MONOLITHIC AUDIO D/A CONVERTER
- LOW MAX THD + N: -92dB Without External Adjust
- 100% PIN COMPATIBLE WITH INDUSTRY STD 16-BIT PCM56P
- LOW GLITCH OUTPUT OF ±3V OR ±1mA
- CAPABLE OF 8X OVERSAMPLING RATE IN V_{OUT} MODE
- COMPLETE WITH INTERNAL REFERENCE AND OUTPUT OP AMP
- RELIABLE PLASTIC 16-PIN DIP PACKAGE

DESCRIPTION

The PCM61P is an 18-bit totally pin compatible performance replacement for the popular 16-bit PCM56P. With the addition of two extra bits, lower max THD+N (–92dB; PCM61P-K) can be achieved in audio applications already using the PCM56P. The PCM61P is complete with internal reference and output op amp and requires no external parts to function as an 18-bit DAC. The PCM61P is capable of an 8-times oversampling rate (single channel) and meets all of its specifications without an external output deglitcher.

The PCM61P comes in a small, reliable 16-pin plastic DIP package that has passed operating life tests under simultaneous high temperature, high humidity and high pressure testing.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111 Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

ELECTRICAL

All specifications at 25°C, and +V $_{\rm CC}$ = +5V, unless otherwise noted.

		P	PCM61P-P, J-P, K		
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
RESOLUTION				18	Bits
DYNAMIC RANGE			108		dB
DIGITAL INPUT					
Logic Family			CMOS Comp		
Logic Level: V _{IH}		+2.4		+V _L	V
V _{IL}	V _{IH} = +2.7V	0		+0.8 +1	V μA
ե _{լը} ելը	$V_{II} = +0.4V$			_50	μΑ
Data Format		Serial BTC(1)			· ·
Input Clock Frequency				16.9	MHz
DYNAMIC CHARACTERISTICS					
Total Harmonic Distortion + N ⁽²⁾ PCM61P	Without MSB Adjustments				
$f = 991Hz (0dB)^{(3)}$	$f_S = 176.4 \text{kHz}^{(4)}$		-88	-82	dB
f = 991Hz (-20dB)	f _S = 176.4kHz	1	-74 24	-68	dB
f = 991Hz (-60dB) PCM61P-J	f _S = 176.4kHz	1	-34	-28	dB
f = 991Hz (0dB)	f _S = 176.4kHz	1	-94	-88	dB
f = 991Hz (-20dB)	f _S = 176.4kHz	1	-76	-74	dB
f = 991Hz (-60dB)	f _S = 176.4kHz	1	-36	-34	dB
PCM61P-K					
f = 991Hz (0dB)	$f_S = 176.4 \text{kHz}$		-98	-92	dB
f = 991Hz (-20dB)	f _S = 176.4kHz		-80 -40	-74 -34	dB dB
f = 991Hz (-60dB) IDLE CHANNEL SNR	f _S = 176.4kHz 20Hz to 20kHz at BPZ ⁽⁵⁾		112	-34	dВ
	ZONZ 10 ZOKNZ AL BPZ(6)		112		иь
TRANSFER CHARACTERISTICS ACCURACY					
Gain Error			±2		%FSR
Bipolar Zero Error			±30		mV
Differential Linearity Error			±0.001		%FSR
Total Drift ⁽⁶⁾	0°C to 70°C		±25		ppm of FSR/°C
Bipolar Zero Drift	0°C to 70°C		±4		ppm of FSR/°C
Warm-up Time		1			Minute
MONOTONICITY			16		Bits
ANALOG OUTPUT					
Voltage: Output Range			±3		V
Output Current		±2	0.4		mA
Output Impedance Current: Output Range	±30%		0.1 ±1		Ω mA
Output Impedance	±30%		1.2		kΩ
SETTLING TIME	To ±0.006% of FSR				
Voltage: 6V Step	20.00070 011 010	1	1.5		μs
1 LSB		1	1.0		μs
Slew Rate		1	12		V/μs
Current: 1mA Step	10Ω to 100Ω Load	1	250		ns
1mA Step Glitch Energy	1kΩ Load Meets all THD+	I N specs without	350 external degli	l tchina	ns
POWER SUPPLY REQUIREMENTS(7)	IVICCIS AII TITIDA	speed williout	o.mar dogii	g	
±V _{CC} Supply Voltage		±4.75	±5	±13.2	V
Supply Current: +I _{CC}	+V _{CC} = +5V		+10	+17	mA
+l _{CC}	+V _{CC} = +12V	1	+12		mA
-I _{cc}	$-V_{CC} = -5V$	1	-25	-35	mA
-I _{CC}	$-V_{CC} = -12V$	1	-27		mA
Power Dissipation	$\pm V_{CC} = \pm 5V$ $\pm V_{CC} = \pm 12V$		175 475	260	mW mW
TEMPEDATURE DANCE	±ν CC = ∓17 Λ		7/0		11100
TEMPERATURE RANGE				. 70	
Specification Operating		0 -30		+70 +70	°C °C
Operating Storage		-30 -60		+70	°C
				1	

NOTES: (1) Binary Two's Complement coding. (2) Ratio of (Distortion_{RMS} + Noise_{RMS})/Signal_{RMS}. (3) D/A converter output frequency/signal level. (4) D/A converter sample frequency (4 x 44.1kHz; 4 times oversampling). (5) Bipolar zero, using A-weighted filter. (6) This is the combined drift error due to gain, offset, and linearity over temperature. (7) All positive and all negative supply pins must be tied together respectively.



PIN ASSIGNMENTS

PIN FUNCTION		DESCRIPTION			
1	-V _S	Analog Negative Supply			
2	LOG COM	Logic Common			
3	+V _L	Logic Positive Supply			
4	NC	No Connection			
5	CLK	Clock Input			
6	LE	Latch Enable Input			
7	DATA	Serial Data Input			
8	$-V_L$	Logic Negative Supply			
9	V _{OUT}	Voltage Output			
10	RF	Feedback Resistance			
11	SJ	Summing Junction			
12	ANA COM	Analog Common			
13	I _{OUT}	Current Output			
14	MSB ADJ	MSB Adjustment Terminal			
15	TRIM	MSB Trim-pot Terminal			
16	+V _S	Analog Positive Supply			

ABSOLUTE MAXIMUM RATINGS

DC Supply Voltages	±16VDC
Input Logic Voltage	–1V to V _S /+V _L
Power Dissipation	850mW
Operating Temperature Range	25°C to +70°C
Storage Temperature Range	60°C to +100°C
Lead Temperature (soldering, 10s)	+300°C

PACKAGE INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
PCM61P-P	16-Pin Plastic DIP	180
PCM61P-J	16-Pin Plastic DIP	180
PCM61P-K	16-Pin Plastic DIP	180


NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.



This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


CONNECTION DIAGRAM



DIGITAL INPUT	ANALOG OUTPUT			
Binary Two's	DAC Output	Voltage (V)	Current (mA)	
Complement (BTC)		V _{OUT} Mode	I _{OUT} Mode	
1FFFF Hex	+FS	-0.99999237	+2.99997711	
00000 Hex	BPZ	0.00000000	0.00000000	
3FFFF Hex	BPZ – 1LSB	+0.00000763	-0.00002289	
20000 Hex	–FS	+1.00000000	-3.00000000	

TABLE I. PCM61P Input/Output Relationships.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



NOTES: (1) If clock is stopped between input of 18-bit data words, latch enable (LE) must remain low until after the first clock of the next 18-bit data word stream. (2) Data format is binary two's complement (BTC). Individual data bits are clocked in on the corresponding positive clock edge. (3) Latch enable (LE) must remain low at least one clock cycle after going negative. (4) Latch enable (LE) must be high for at least one clock cycle before going negative.

FIGURE 1. PCM61P Timing Diagram.




FIGURE 2. PCM61P Setup and Hold Timing Diagram.

MAXIMUM CLOCK RATE

The maximum clock rate of 16.9MHz for the PCM61P is derived by multiplying the standard audio sample rate of 44.1kHz times sixteen (16 x oversampling) times the standard audio word bit length of 24 (44.1kHz x 16 x 24 = 16.9MHz). Note that this clock rate accommodates a 24-bit word length, even though only 18 bits are actually being used.




FIGURE 3. MSB Adjust Circuit.

MSB ERROR ADJUSTMENT PROCEDURE (OPTIONAL)

The MSB error of the PCM61P can be adjusted to make the differential linearity error (DLE) at BPZ essentially zero. This is important when the signal output levels are very low, because zero crossing noise (DLE at BPZ) becomes very significant when compared to the small code changes occurring in the LSB portion of the converter.

To statically adjust DLE at BPZ, refer to the circuit shown in Figure 3 or the PCM61P connection diagram.

Differential linearity error at bipolar zero and THD are guaranteed to meet data sheet specifications without any external adjustment. However, a provision has been made for an optional adjustment of the MSB linearity point, which makes it possible to eliminate DLE error at BPZ. Two procedures are given to allow either static or dynamic adjustment. The dynamic procedure is preferred because of the difficulty associated with the static method (accurately measuring 16-bit LSB steps).

After allowing ample warm-up time (5-10 minutes) to assure stable operation of the PCM61P, select input code 3FFFF hexadecimal (all bits on except the MSB). Measure the output voltage using a 6-1/2 digit voltmeter and record it. Change the digital input code to 00000 hexadecimal (all bits off except the MSB). Adjust the $100k\Omega$ potentiometer to make the output read $22.9\mu V$ more than the voltage reading of the previous code (a 1LSB step = $22.9\mu V$). A much simpler method is to dynamically adjust the DLE at BPZ. Assuming the device has been installed in a digital audio application circuit, send the appropriate digital input to produce a -60dB level sinusoidal output, then adjust the $100k\Omega$ potentiometer until a minimum level of distortion is observed.